當前位置:首頁 > 嵌入式 > 嵌入式硬件

Atmel公司的AT90CAN128 是8位帶有128B ISP Flash和CAN控制器的微控制器,它采用AVR增強型RISC架構,有豐富的指令集和32個通用的工作寄存器,吞吐量達到1 MIPS /MHz,廣泛應用于汽車電子,工業(yè)控制以及家庭網關等。本文介紹了AT90CAN128的主要性能,方框圖以及用于汽車網關的開發(fā)板ATAVRAUTO100的主要性能與詳細電路圖。

AT90CAN128 8-bit Microcontroller with 128K Bytes of ISP Flash and CAN Controller

The AT90CAN32/64/128 is a low-power CMOS 8-bit microcontroller based on the AVR
enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the AT90CAN32/64/128 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90CAN32/64/128 provides the following features: 32K/64K/128K bytes of In-System Programmable Flash with Read-While-Write capabilities, 1K/2K/4K bytes EEPROM, 2K/4K/4K bytes SRAM, 53 general purpose I/O lines, 32 general purpose working registers, a CAN controller, Real Time Counter (RTC), four flexible Timer/Counters with compare modes and PWM, 2 USARTs, a byte oriented Two-wire Serial Interface, an 8-channel 10-bit ADC with optional differential input stage with programmable gain, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and five software selectable power saving modes.

主要特性:
High-performance, Low-power AVR® 8-bit Microcontroller
Advanced RISC Architecture
133 Powerful Instructions – Most Single Clock Cycle Execution
32 x 8 General Purpose Working Registers + Peripheral Control Registers
Fully Static Operation
Up to 16 MIPS Throughput at 16 MHz
On-chip 2-cycle Multiplier
Non volatile Program and Data Memories
32K/64K/128K Bytes of In-System Reprogrammable Flash (AT90CAN32/64/128)
Endurance: 10,000 Write/Erase Cycles
Optional Boot Code Section with Independent Lock Bits
Selectable Boot Size: 1K Bytes, 2K Bytes, 4K Bytes or 8K Bytes
In-System Programming by On-Chip Boot Program (CAN, UART, ...)
True Read-While-Write Operation
1K/2K/4K Bytes EEPROM (Endurance: 100,000 Write/Erase Cycles) (AT90CAN32/64/128)
2K/4K/4K Bytes Internal SRAM (AT90CAN32/64/128)
Up to 64K Bytes Optional External Memory Space
Programming Lock for Software Security
JTAG (IEEE std. 1149.1 Compliant) Interface
Boundary-scan Capabilities According to the JTAG Standard
Programming Flash (Hardware ISP), EEPROM, Lock & Fuse Bits
Extensive On-chip Debug Support
CAN Controller 2.0A & 2.0B - ISO 16845 Certified (1)
15 Full Message Objects with Separate Identifier Tags and Masks
Transmit, Receive, Automatic Reply and Frame Buffer Receive Modes
1Mbits/s Maximum Transfer Rate at 8 MHz
Time stamping, TTC & Listening Mode (Spying or Autobaud)
Peripheral Features
Programmable Watchdog Timer with On-chip Oscillator
8-bit Synchronous Timer/Counter-0
10-bit Prescaler
External Event Counter
Output Compare or 8-bit PWM Output
8-bit Asynchronous Timer/Counter-2
10-bit Prescaler
External Event Counter
Output Compare or 8-Bit PWM Output
32Khz Oscillator for RTC Operation
Dual 16-bit Synchronous Timer/Counters-1 & 3
10-bit Prescaler
Input Capture with Noise Canceler
External Event Counter
3-Output Compare or 16-Bit PWM Output
Output Compare Modulation
8-channel, 10-bit SAR ADC
8 Single-ended Channels
7 Differential Channels
2 Differential Channels With Programmable Gain at 1x, 10x, or 200x
On-chip Analog Comparator
Byte-oriented Two-wire Serial Interface
Dual Programmable Serial USART
Master/Slave SPI Serial Interface
Programming Flash (Hardware ISP)
Special Microcontroller Features
Power-on Reset and Programmable Brown-out Detection
Internal Calibrated RC Oscillator
8 External Interrupt Sources
5 Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down & Standby
Software Selectable Clock Frequency
Global Pull-up Disable
I/O and Packages
53 Programmable I/O Lines
64-lead TQFP and 64-lead QFN
Operating Voltages: 2.7 - 5.5V
Operating temperature: Automotive (-40°C to +125°C)
Maximum Frequency: 8 MHz at 2.7V, 16 MHz at 4.5V

600)this.style.width='600px';" border="0" />

圖1. AT90CAN128方框圖

AT90CAN128開發(fā)板ATAVRAUTO100
This board includes all elements necessary for designers to quickly develop code related to CAN and LIN communication gateway implementing the AT90CAN128 and for prototyping and testing
of new designs.

600)this.style.width='600px';" border="0" />

圖2. ATAVRAUTO100外形圖
The ATAVRAUTO100 provides the following features:
AT90CAN128 QFN64,
AVR Studio software interface ,
Power supply:
regulated 5.0V out of the VBAT (typical 12V) from the LIN connector
JTAG connector:
for on-chip In Situ Programming (ISP)
for on-chip debugging using JTAG ICE
Serial interfaces:
1 CAN interface (High Speed and Low Speed)
1 LIN interface 1.3 and 2.0 compliant (Software library available on the Atmel website for LIN 1.3).
On-board resources:
1 high speed CAN transceiver ATA6660
1 LIN transceiver ATA6621 implementing one 5.0V voltage regulator and a watchdog
1 blue LED
1 Jumper to add a 1Kpull-up resistor when Master mode is selected (LIN)
On-board In Situ Programming jumper
System clock:
8 MHz crystal
Dimension: 45 mm x 45 mm

600)this.style.width='600px';" border="0" />

圖3.ATAVRAUTO100 開發(fā)板電路圖

600)this.style.width='600px';" border="0" />

上表位ATAVRAUTO100 開發(fā)板所用材料清單

本站聲明: 本文章由作者或相關機構授權發(fā)布,目的在于傳遞更多信息,并不代表本站贊同其觀點,本站亦不保證或承諾內容真實性等。需要轉載請聯(lián)系該專欄作者,如若文章內容侵犯您的權益,請及時聯(lián)系本站刪除。
換一批
延伸閱讀

9月2日消息,不造車的華為或將催生出更大的獨角獸公司,隨著阿維塔和賽力斯的入局,華為引望愈發(fā)顯得引人矚目。

關鍵字: 阿維塔 塞力斯 華為

加利福尼亞州圣克拉拉縣2024年8月30日 /美通社/ -- 數(shù)字化轉型技術解決方案公司Trianz今天宣布,該公司與Amazon Web Services (AWS)簽訂了...

關鍵字: AWS AN BSP 數(shù)字化

倫敦2024年8月29日 /美通社/ -- 英國汽車技術公司SODA.Auto推出其旗艦產品SODA V,這是全球首款涵蓋汽車工程師從創(chuàng)意到認證的所有需求的工具,可用于創(chuàng)建軟件定義汽車。 SODA V工具的開發(fā)耗時1.5...

關鍵字: 汽車 人工智能 智能驅動 BSP

北京2024年8月28日 /美通社/ -- 越來越多用戶希望企業(yè)業(yè)務能7×24不間斷運行,同時企業(yè)卻面臨越來越多業(yè)務中斷的風險,如企業(yè)系統(tǒng)復雜性的增加,頻繁的功能更新和發(fā)布等。如何確保業(yè)務連續(xù)性,提升韌性,成...

關鍵字: 亞馬遜 解密 控制平面 BSP

8月30日消息,據(jù)媒體報道,騰訊和網易近期正在縮減他們對日本游戲市場的投資。

關鍵字: 騰訊 編碼器 CPU

8月28日消息,今天上午,2024中國國際大數(shù)據(jù)產業(yè)博覽會開幕式在貴陽舉行,華為董事、質量流程IT總裁陶景文發(fā)表了演講。

關鍵字: 華為 12nm EDA 半導體

8月28日消息,在2024中國國際大數(shù)據(jù)產業(yè)博覽會上,華為常務董事、華為云CEO張平安發(fā)表演講稱,數(shù)字世界的話語權最終是由生態(tài)的繁榮決定的。

關鍵字: 華為 12nm 手機 衛(wèi)星通信

要點: 有效應對環(huán)境變化,經營業(yè)績穩(wěn)中有升 落實提質增效舉措,毛利潤率延續(xù)升勢 戰(zhàn)略布局成效顯著,戰(zhàn)新業(yè)務引領增長 以科技創(chuàng)新為引領,提升企業(yè)核心競爭力 堅持高質量發(fā)展策略,塑強核心競爭優(yōu)勢...

關鍵字: 通信 BSP 電信運營商 數(shù)字經濟

北京2024年8月27日 /美通社/ -- 8月21日,由中央廣播電視總臺與中國電影電視技術學會聯(lián)合牽頭組建的NVI技術創(chuàng)新聯(lián)盟在BIRTV2024超高清全產業(yè)鏈發(fā)展研討會上宣布正式成立。 活動現(xiàn)場 NVI技術創(chuàng)新聯(lián)...

關鍵字: VI 傳輸協(xié)議 音頻 BSP

北京2024年8月27日 /美通社/ -- 在8月23日舉辦的2024年長三角生態(tài)綠色一體化發(fā)展示范區(qū)聯(lián)合招商會上,軟通動力信息技術(集團)股份有限公司(以下簡稱"軟通動力")與長三角投資(上海)有限...

關鍵字: BSP 信息技術
關閉
關閉